This allows the signal captured at the rising edge of the clock by the now "locked" master latch to pass through the "slave" latch. Nearly simultaneously, the twice inverted "enable" of the second or "slave" D latch transitions from low to high (0 to 1) with the clock signal. As the clock signal goes high (0 to 1) the inverted "enable" of the first latch goes low (1 to 0) and the value seen at the input to the master latch is "locked". This allows the "master" latch to store the input value when the clock signal transitions from low to high. Level sensitive FFs have 2 timing problems:ġ) possibility of accruing multile variation in the output signal at one clock stage.Ģ) problems due to short or long clock cycles.įor a positive-edge triggered master–slave D flip-flop, when the clock signal is low (logical 0) the "enable" seen by the first or "master" D latch (the inverted clock signal) is high (logical 1). Master Slave FF (Flip Flop) is used to solve one of the problems in level sensitive FFs.
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |